Numbering systems, Number representations, Combinational logic, sequential logic, Verilog HDL based design; built-in primitives, user-defined primitives, Data-flow modelling, Verilog data operators, Behavioral modelling, looping statements, conditional statements, Verilog tasks and functions, Interstatement and Intrastatement delay, module instantiation, test bench design, digital system design examples and projects.